

1
2
3
4
5
6
7
8
9
10
11

Validation of New Substrate Design for the Improvement of Strip Warpage on LGA packages

ABSTRACT

Land grid array or LGA package of semiconductor has been commonly used on our modern technology, from home gadgets up to industrial uses. Improvements to correct product defects and process issues are introduced to have quality products for customer satisfaction. Substrate warpage have been affecting production performance on semiconductor manufacturing. The unacceptable response results to loss of productivity losses and yield detraction. Different process improvements have been experimented to contain the problem, but results are not maintained and found to be not robust. This is where design innovation plays the part. Solder mask opening on the base material of the substrate is considered to have a favorable response after subjecting it to different environment conditions. From fast indexing and machine movement up to high thermal application on oven curing, having a robust solder mask design makes the unit acceptable and with quality. Product design as mentioned takes on another level to address the phenomenon of substrate warpage. This manuscript will be discussing how the solder mask of the substrate is optimized to achieved minimal or zero substrate warpage by performing different experiments on process and the product itself. Statistical analysis has been the basis for the implementation of the newly validated substrate design.

12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31

Keywords: *Front-of-Line, Land Grid Array, MEMS, Solder Mask Opening, Substrate Design, Warpage*

1. INTRODUCTION

In the fast-pacing technology and innovation all around the globe, every industry strives for limitless and continuous improvement. Companies with manufacturing plants, services and labor demands on the open market are seizing all opportunities for a better product that customers expect on them. Semiconductor industry is one of the leading examples who projects modern technology and miniaturization on their products. From enormous size of integrated circuits or ICs to nano size processors that can be found on advanced gadgets we use every single day of our lives. Every individual is committed to achieve satisfaction and quality of their products and services.

On the semiconductor package of LGA's or Land Grid array for micro electromechanical system products, substrate warpage is one of the challenges the manufacturing faces and experience. Substrate warpage as seen on Fig. 1 is the reaction of the material to "bend" or warp after subjecting to oven curing process.




Fig. 1. Warpage visible on substrate after oven curing

32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57

High warpage that is already evident after oven curing as shown on Figure 1 is no longer acceptable on the succeeding process step of wire bonding. The warpage measurement acceptance is 1.2mm altitude from the flat surface but the measurement after oven curing is found to be 4.0mm. At time zero, the strip warpage measurement is already at 2.4mm and is already out of acceptance criteria. Based on previous research cited on [1-3] substrate modeling is used to simulate the potential measurement warpage and how it may potentially affect downstream process. It was mentioned also on [4] the improvement of applying heat via oven curing to reduce warpage and have acceptable materials for the next processes. With these research and studies, authors of this manuscript have found an opportunity to study the problem and explore solutions that can be offered related on the substrate revisions.

2. REVIEW OF RELATED LITERATURE

Substrate warpage is one manufacturing issues that were unexpectedly encountered by manufacturing engineers. There are several factors that affect this substrate warpage. Based on the research cited on [5], temperature during oven curing of products is one of factors considered. Several evaluations to use different cuing profile were performed and based on specific material affected, best curing profile was defined. as seen on Fig. 2 from the same citation [5] sample of design of experiments on different temperature profile that contributes to substrate warpage, and its effect.




Run #	Oven Cure Profile	Remarks
Run 3		Cool Down to 130degC with 20 minutes dwell time. Total cool down 60 minutes.
Run 4		Cool Down to 120degC with 20 minutes dwell time. Total cool down 60 minutes.
Run 5		Cool Down to 110degC with 20 minutes dwell time. Total cool down 60 minutes.

Fig. 2. Design of experiment of different oven curing profile

58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77

Other studies performed process improvements by applying weights on the material during heat application. Weights will control the movement of substrate by applying opposing force on the direction of the warpage. This practice as discussed on [6] has been applied and effective on other products but not all results were favorable. That is why the design improvement and modification of core materials is put into play to have robust resolution.

3. METHODOLOGY

Supported by various research and the related literatures as discussed on [7-9], the authors first aim to measure warpage from time zero and see how the measurement behaves as the process progresses at front-of-line (FOL) stations. Shown on Figure 3, is the FOL Process flow generated specifically for this activity where the authors will verify the warpage measurement step-by-step. This includes oven curing of substrate without die and oven curing after die attach.



Fig. 3. Design of experiment of different oven curing profile

78
79
80
81
82
83
84
85
86

Once strip behavior is comprehended using this process flow, the authors have recommended to validate distinctive designs of solder mask opening (SMO) as consulted and recommended from the supplier. Validation includes the parallel run of the existing SMO design versus the modern designs recommended by the supplier as the SMO design affects the warpage measurement. With this activity, we can compare the performance of both

87 materials and produce a strategic plan to perform the evaluation. Upon result availability, the
88 authors would conclude the best design to demonstrate low warpage measurement given
89 with data results and statistical analysis.

90

91 4. RESULTS AND DISCUSSIONS


92

93 4.1 Measurement of Strip Warpage for Every FOL Process Steps

94

95 Existing design of substrates has its SMO around each of every unit in the strip. Shown on
96 Figure 4 is the reference substrate design illustration and the warpage condition at Time
97 Zero (T0). At T0, warpage measurement is found with average of 1.6mm.

98



99

100

101

102

103 **Fig. 4. Existing Substrate Design and Warpage Condition**

104

105 The oven profile of the die attach material used by the product have specific timing and

106 curing temperature known as ramp up, dwell and cool down. These three factors as cited on

107 [10-11] helps the strip to have desirable response of attached die, and substrate condition.

108 Upon process application, the warpage measurement increases when applied with heat

109 along the processes. Curing and cooling helps the strip to be flattened but must meet the


110 target of 1.2mm acceptance warpage altitude of the next process which is wire bonding. This

111 measurement may also result to other problems at wire bond like depressed wire or

112 damaged substrate. As shown on Figure 5. is the behavior of the strip warpage along the

113 process. Three strips were used to validate the warpage results of the existing design of the

114



114

115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133

Fig. 5. Existing Design Warpage Measurement per Process Step

With the behavior observed on the existing strip, there will be in need for a drastic improvement from the design level of the core material. the authors have proceeded to assess the recommended innovative designs of substrates aiming to reduce the warpage with respect to the curing time and temperature of the product, and to avoid issues on the next process steps at FOL.

4.2 Identification of the New Designs of Substrates


With the result of the existing substrate design validation performed using several strips, two recommendations were given by the supplier and was considered for evaluation. One modification called as the Scheme 1 pertains to the whole strip where the SMO design is changed on the bottom strip rail, aiming to control the whole warping of the strip. Another modification called as the Scheme 2 pertains to the SMO design changed per unit where gold plated bars were covered by SMO on the long side of the strip. Both designs are shown on Figure 6.



134
135
136
137
138
139
140
141
142
143
144

Fig. 6. Improved Substrate Designs for evaluation from substrate supplier

Simulation of both designs at supplier side shows that Option 1 cannot be longer considered as it has no improvement from the existing design. On the other hand, Option 2 proceeded into validation on the assembly line as progress is evident on the simulated results from the supplier. Shown on Figure 7 is the process probability measure for both designs shown that Option 1 is not recommended for further validation and Option 2 can proceed with further analysis.



145
146
147

Fig. 7. Process Performance Between Existing and New Substrate Designs

148

149

150 With the data on hand, the authors concurred to continue the validation run of the substrate

151 design of Option 2 which has the higher process capability from the two. Parallel run for

152 existing and considered innovative design will be verified.

153

154 4.3 Validation Run Between Existing and New Substrate Designs

155

156 Then new design of substrate from Option 2 is used for validation at FOL. Warpage was

157 measured at every process step as gathered on the existing design. Figure 8. shows that the

158 warpage of the strips has different and improved response where maximum warpage


159 measured is only 1.0mm. Statistical test using One way analysis shown on Figure 9.

160 indicates that there is a significant difference with a P-value of 0.0010 based on the

161 performance between the existing and the new substrate designs with showing that the new

162 substrate design has the lower and favorable results in terms of warpage measurement.

163




164

165

166 Fig. 8. New Design Warpage Measurement per Process Step

167




168

169

170

(9a)



(9b)

Fig. 9(a, b). Statistical Study Results

171
172
173
174
175
176
177
178
179

Additional evidence shown that the study and measurement is valid as warpage was evident on sample photos shown on Figures 10 and 11. Figure 10 is the progress of warpage along the process for existing design from zero to 3.0mm, while Figure 11 shows the progress from new substrate design having a substrate warpage of 1.0mm maximum.


Existing Design of Substrate Results



180
181
182
183

Fig. 10. Existing Substrate Validation Photos

New Design of Substrate Results



184
185
186
187
188
189
190
191
192

Fig. 11. New Substrate Validation Photos

Data from the evaluation and statistical analysis results show that the substrate design validation described on the methodology is suited for the identification of the acceptable substrate warpage response. With the correct interpretation to choose the best option, it will be a tremendous help to determine the acceptable response for a robust quality product.

193 **5. CONCLUSION AND RECOMMENDATIONS**

194

195 It has been concluded that the existing substrate design have warpage issues that is related
196 with the SMO. Out of the two new designs recommended by the supplier, it was found out
197 that Option 2 has the most significant result to lower down the warpage **but limited and**
198 **applicable on Front-of-line processes of semiconductor industry.** It was noted also that the
199 design of Option 2 with SMO covering the gold-plated bars at the long side of the strip
200 improves the warpage measurement significantly. **Studies and research added on the**
201 **references from other manufacturing is considered significant help to assess and conduct**
202 **experiments related to die attach oven curing.**

203

204 In parallel, the authors recommend on consideration of the Option 2 Design of Substrate to
205 lessen the warpage measurement. It is also recommended the validation made on this study
206 to monitor and understand the warpage behavior to verify the design effectiveness.

207

208 **6. ACKNOWLEDGEMENT**

209

210 **The authors would like to thank Gilman Jimenez for the substrate supplier interface**
211 **communicaiton, Marciano Maniebo for the simulation at Wirebond process, Gemma Balicao**
212 **for engineering samples coordination, and to the whole Operations One Pre-Production**
213 **Group**

214

215

216 **REFERENCES**

217

- 218 1. C. Lien, Y. Chuang, Y. Yao, E. Charn and E. Chen, "Block-Based Finite Element
219 Modeling, Simulation, and Optimization of the Warpage of Embedded Trace Substrate,"
220 2018 IEEE 20th Electronics Packaging Technology Conference (EPTC), 2018, pp. 802-
221 806, doi: 10.1109/EPTC.2018.8654342.
- 222 2. M. Wang and B. Wells, "Substrate Trace Modeling for Package Warpage Simulation,"
223 2016 IEEE 66th Electronic Components and Technology Conference (ECTC), 2016, pp.
224 516-523, doi: 10.1109/ECTC.2016.199.
- 225 3. Talledo, J. (2021). Modeling of Leadframe Strip Warpage after Die Attach Cure
226 Process. Journal of Engineering Research and Reports, 20(3), 50-56.
227 <https://doi.org/10.9734/jerr/2021/v20i317281>
- 228 4. Michael D. Capili and Frederick Ray I. Gomez, "Redefining substrate pre-bake method for
229 strip warpage improvement," International Research Journal of Advanced Engineering
230 and Science, Volume 4, Issue 3, pp. 155-157, 2019
- 231 5. Tito T. Mangaoang Jr, Jerome J. Dinglasan, Jefferson S. Talledo, "Manufacturing
232 challenges on thin and coreless substrates" PSECE 2016 (PHILIPPINES
233 SEMICONDUCTOR & ELECTRONICS CONVENTION & EXHIBITION)
- 234 6. Arnold Rada, Bong Cabading, Ela Mia Cadag, "A systematic approach in optimizing strip
235 warpage of an ultra-thin flat no lead (QFN) package, 1-5.
- 236 7. Graycochea Jr., E. M., Gomez, F. R. I., & Rodriguez, R. S. (2020). Warpage Mitigation
237 through Diebond Process Improvement with Enhanced Leadframe Configuration. Journal
238 of Engineering Research and Reports, 10(2), 39-42.
239 <https://doi.org/10.9734/jerr/2020/v10i217035>
- 240 8. T. -Y. Chen and M. -K. Shin, "Extremely low warpage coreless substrate for SiP module,"
241 2016 IEEE 18th Electronics Packaging Technology Conference (EPTC), 2016, pp. 89-92,
242 doi: 10.1109/EPTC.2016.7861449.
- 243 9. Jonathan C. Pulido and Frederick Ray I. Gomez, "Warpage improvement at wirebond
244 assembly process of semiconductor QFN device," International Research Journal of
245 Advanced Engineering and Science, Volume 4, Issue 3, pp. 332-333, 2019

- 246 10. K.S. Beh et al., "Finite Element Analysis of Substrate Warpage During Die Attach
247 Process", 2002 Int'l Symposium on Electronic Material and Packaging, pp. 94-98.
- 248 11. L. McCaslin and S. K. Sitaraman, "Methodology for modeling substrate warpage using
249 copper trace pattern implementation," 2008 58th Electronic Components and Technology
250 Conference, 2008, pp. 1582-1586, doi: 10.1109/ECTC.2008.4550187.
- 251 12. Chang-Chun Lee, Chia-Chi Lee, Che-Pei Chang, Simulation methodology development
252 of warpage estimation for epoxy molding compound under considerations of stress
253 relaxation characteristics and curing conditions applied in semiconductor packaging,
254 Materials Science in Semiconductor Processing, Volume 145, 2022, 106637, ISSN 1369-
255 8001, <https://doi.org/10.1016/j.mssp.2022.106637>.
- 256 13. Mendoza, M. A., Buera, M. V. S., Gomez, F. R. I., & Kumawit, A. J. D. (2021).
257 Understanding Jig Alignment Error Occurrences for Substrate 1-Map Strips. Journal of
258 Engineering Research and Reports, 20(9), 113-118.
259 <https://doi.org/10.9734/jerr/2021/v20i917380>
- 260 14. S. Kenny, D. Baron, B. Roelfs and F. Bruening, "A comprehensive packaging solution for
261 next generation IC substrates", *Microelectronics and Packaging Conference (EMPC)*
262 *2011 18 th European*, pp. 1-4, 12–15 Sept. 2011.
- 263 15. Y. -S. Lee, P. -Y. Lin, K. -T. Wu, H. -H. Lee and S. -J. Hwang, "Effects of Substrate
264 Structure on the Warpage of Flip Chip IC Packages," 2018 13th International
265 Microsystems, Packaging, Assembly and Circuits Technology Conference (IMPACT),
266 2018, pp. 66-70, doi: 10.1109/IMPACT.2018.8625738.
- 267